

<b>Notice of References Cited</b>	Application/Control No. 09/746,978	Applicant(s)/Patent Under Reexamination RENARD ET AL.	
	Examiner Ted T. Vo	Art Unit 2122	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,055,627	04-2000	Kyushima et al.	712/233
	B	US-6,085,315	07-2000	Fleck et al.	712/241
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Hensley et al, "Active Page Architectures for Media Processing", First Workshop on Media Processors and DSPs, 32nd Annual Symposium on Microarchitecture, <a href="http://citeseer.nj.nec.com/hensley99a">http://citeseer.nj.nec.com/hensley99a</a> , pages: 1-10, 11-1999.
	V	Warter et al, "Enhanced Modulo Scheduling for Loops with Conditional branches", MICRO-25 Conference Proceedings, pages: 1-10, 12-1992.
	W	Albert et al., "Data Parallel Computers and the FORALL Statements", IEEE, pages: 390-396, 1990.
	X	Stoodley et al., "Software Pipelining Loops With Conditional Branches", IEEE, pages: 262-273, 1996.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.